Login / Signup

Design considerations for variation tolerant multilevel CMOS/Nano memristor memory.

Harika ManemGarrett S. RoseXiaoli HeWei Wang
Published in: ACM Great Lakes Symposium on VLSI (2010)
Keyphrases
  • design considerations
  • random access memory
  • quantum mechanics
  • low voltage
  • nano scale
  • high speed
  • pedagogical agents
  • genetic algorithm
  • index structure