Efficient Template Generation for Instruction-Based Self-Test of Processor Cores.

Kazuko Kambe Michiko Inoue Hideo Fujiwara

Published in: Asian Test Symposium (2004)

Keyphrases

efficient implementation
parallel architectures
level parallelism
instruction set
parallel processing
computation intensive
real time
multimedia
input image