Compact modeling of DG-Tunnel FET for Verilog-A implementation.

Arnab Biswas Luca De Michielis Antonios Bazigos Adrian Mihai Ionescu

Published in: ESSDERC (2015)

Keyphrases

high speed
website
real time
databases
data mining
efficient implementation
high density
modeling framework
implementation details