Error-tolerant bit generation techniques for use with a hardware-embedded path delay PUF.

Jim Aarestad Jim Plusquellic Dhruva Acharyya

Published in: HOST (2013)

Keyphrases

error tolerant
embedded systems
graph matching
shortest path
subgraph isomorphism
neural network
pairwise
pattern recognition
data model