40-nm 2×VDD Digital Output Buffer Design With DDR4-Compliant Slew Rate.

Chua-Chin Wang Zong-You Hou Ssu-Wei Huang

Published in: APCCAS (2018)

Keyphrases

circuit design
neural network
engineering design
website
knowledge based systems
design principles
digital media