Login / Signup

Variation-Aware Clock Network Design Methodology for Ultralow Voltage (ULV) Circuits.

Xin ZhaoJeremy R. TolbertSaibal MukhopadhyaySung Kyu Lim
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2012)
Keyphrases