Login / Signup
A low power 12-bit 40MS/s pipelined ADC with digital calibration.
Huayu Jia
Guican Chen
Hong Zhang
Published in:
APCCAS (2008)
Keyphrases
</>
low power
analog to digital converter
mixed signal
power consumption
high speed
low cost
image sensor
vlsi circuits
single chip
high power
wireless transmission
wide dynamic range
logic circuits
multi channel
data flow
digital signal processing
cmos technology
power reduction
cmos image sensor
power dissipation
low power consumption
vlsi architecture
real time
signal processing
digital circuits
embedded systems
message passing
gate array