Login / Signup
Extending the RISC-V Instruction Set for Hardware Acceleration of the Post-Quantum Scheme LAC.
Tim Fritzmann
Georg Sigl
Johanna Sepúlveda
Published in:
DATE (2020)
Keyphrases
</>
instruction set
floating point
computer architecture
application specific
embedded systems
dedicated hardware
level parallelism
memory subsystem
level set
memory access
ibm power processor
information systems
distributed systems
hardware architecture