Login / Signup

A 5 Gbps 0.13 μ m CMOS Pilot-Based Clock and Data Recovery Scheme for High-Speed Links.

Mahmoud Reza AhmadiAmir AmirkhanyRamesh Harjani
Published in: IEEE J. Solid State Circuits (2010)
Keyphrases