Login / Signup
Optimizing Timing for Multi-bit Flip-Flop Intensive Designs Compatible with Commercial EDA Flow.
Ilseon Ha
Taewhan Kim
Published in:
ISOCC (2023)
Keyphrases
</>
flip flops
multiple input
power dissipation
master slave
pattern matching
case study
computational intelligence
high speed
low power