Built-in jitter measurement circuit for PLL based on variable vernier delay line.

Zhikuang Cai Haobo Xu Shanwen Hu Jun Yang

Published in: IEICE Electron. Express (2017)

Keyphrases

high speed
digital circuits
electronic circuits
packet loss
single phase
machine learning
search engine
e learning
circuit design
analog circuits
power reduction