A 16nm dual-port SRAM with partial suppressed word-line, dummy read recovery and negative bit-line circuitries for low VMIN applications.

Published in: VLSI Circuits (2016)

Keyphrases