Login / Signup
Architecture for Reliable Scan-Dump in the Presence of Multiple Asynchronous Clock Domains in FPGA SoCs.
Amitava Majumdar
Balakrishna Jayadev
Da Cheng
Albert Lin
Published in:
ATS (2017)
Keyphrases
</>
high speed
fpga device
application domains
real time
fpga implementation
hardware implementation
management system
parallel architecture
hardware design
knowledge base
hardware architectures
software architecture
systolic array
data acquisition
cost effective
signal processing
low cost
multi agent systems