Proposal of a timing model for CMOS logic gates driving a CRC load.

Akio Hirata Hidetoshi Onodera Keikichi Tamaru

Published in: ICCAD (1998)

Keyphrases

computational model
probabilistic model
formal model
high level
objective function
cost function
management system
parameter estimation
mathematical model
logical framework
theoretical framework
statistical model
experimental data