Login / Signup

An FPGA based DPLL with fuzzy logic controllable loop filters.

Mohieddin MoradiMehdi Ehsanian
Published in: ICM (2017)
Keyphrases