Login / Signup
A statistical framework for dimensionality reduction implementation in FPGAs.
Christos-Savvas Bouganis
Iosifina Pournara
Peter Y. K. Cheung
Published in:
FPT (2006)
Keyphrases
</>
dimensionality reduction
feature extraction
main contribution
high dimensional
lightweight
high dimensionality
efficient implementation
image processing
data points
theoretical framework
data representation
statistical inference
layered architecture