The Evaluation of Error Detection Probability at the Outputs of Combinational Circuits Under Concurrent Error Detection on the Basis of Summation Codes.