A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification.
Kees GoossensJohn DielissenOm Prakash GangwalSantiago González PestanaAndrei RadulescuEdwin RijpkemaPublished in: DATE (2005)