High-Speed Low-Power Flash ADC Architecture Using Switched-Capacitor Positive Feedback Comparator and Parallel Single-Gate Encoder.
Saleh Abdel-HafeezAli M. ShatnawiPublished in: Circuits Syst. Signal Process. (2018)
Keyphrases
- low power
- high speed
- cmos technology
- positive feedback
- nm technology
- vlsi architecture
- single chip
- low cost
- power consumption
- power reduction
- mixed signal
- real time
- low power consumption
- digital signal processing
- analog to digital converter
- low voltage
- frame rate
- parallel processing
- cmos image sensor
- logic circuits
- low complexity
- signal processor
- image sensor
- negative feedback
- power dissipation
- application specific
- rate distortion
- image quality
- e learning