A single-VDD ultra-low energy sub-threshold FPGA.

Rajsaktish Sankaranarayanan Matthew R. Guthaus

Published in: VLSI-SoC (2012)

Keyphrases

low energy
high speed
electron microscopy
minimum energy
real time
neural network
protein folding
hardware implementation