High-speed multiplier block design based on bit-level critical path optimization.

Xin Lou Ya Jun Yu Pramod Kumar Meher

Published in: ISCAS (2014)

Keyphrases

high speed
critical path
optimal design
real time
optimization problems
optimization algorithm
special case
design process
low power
job shop scheduling problem