Login / Signup
Timing channel protection for a shared memory controller.
Yao Wang
Andrew Ferraiuolo
G. Edward Suh
Published in:
HPCA (2014)
Keyphrases
</>
shared memory
message passing
parallel algorithm
distributed memory
control system
multi processor
parallel computing
parallel architecture
parallel architectures
real time
parallel programming
parallel computation
parallel machines
multi core systems
parallel computers
parallel execution
memory access
shared memory multiprocessors