A CMOS transceiver for DRAM bus system with a demultiplexed equalization scheme.

Published in: IEEE J. Solid State Circuits (2002)

Keyphrases