Login / Signup

Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration.

Saurabh K. TiwaryPragati K. TiwaryRob A. Rutenbar
Published in: DAC (2006)
Keyphrases