Login / Signup

Towards a timing attack aware high-level synthesis of integrated circuits.

Steffen PeterTony Givargis
Published in: ICCD (2016)
Keyphrases
  • integrated circuit
  • high level synthesis
  • parallel architecture
  • electron beam
  • design space exploration
  • countermeasures
  • pattern recognition
  • control system