Multi-valued logic test access mechanism for test time and power reduction.