Login / Signup

A distributed globally replaceable redundancy scheme for sub-half-micron ULSI memories and beyond.

Tadato YamagataHirotoshi SatoKore-aki FujitaYasumasa NishimuraKenji Anami
Published in: IEEE J. Solid State Circuits (1996)
Keyphrases