Login / Signup
Delay-Reduced Combinational Logic Synthesis using Multiplexers.
Rekha K. James
Shahana Thottathikkulam Kassim
K. Poulose Jacob
Sreela Sasi
Published in:
ESA (2006)
Keyphrases
</>
logic synthesis
logic circuits
multi valued
power dissipation
heuristic search
quantum computing
inductive learning
machine learning
low power
reinforcement learning
query processing
data management
mobile phone
data collection