Login / Signup

Exploring error-tolerant low-power multiple-output read scheme for memristor-based memory arrays.

Adedotun A. AdeyemoJimson MathewAbusaleh M. JabirDhiraj K. Pradhan
Published in: DFTS (2015)
Keyphrases
  • low power
  • error tolerant
  • multiple output
  • power consumption
  • low cost
  • high speed
  • quantum mechanics
  • graph matching
  • multiple input
  • power dissipation
  • vlsi architecture
  • cmos technology
  • real time
  • mixed signal