Login / Signup
A power-efficient hierarchical network-on-chip topology for stacked 3D ICs.
Debora Matos
Cezar Reinbrecht
Tiago Motta
Altamiro Amadeu Susin
Published in:
VLSI-SoC (2013)
Keyphrases
</>
network on chip
power consumption
highly efficient