• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A power-efficient hierarchical network-on-chip topology for stacked 3D ICs.

Debora MatosCezar ReinbrechtTiago MottaAltamiro Amadeu Susin
Published in: VLSI-SoC (2013)
Keyphrases
  • network on chip
  • power consumption
  • highly efficient