Sign in
FPGA power reduction by guarded evaluation.
Jason Helge Anderson
Chirag Ravishankar
Published in:
FPGA (2010)
Keyphrases
</>
power reduction
power consumption
low power
power saving
data streams
low cost
energy consumption
energy saving