A Method for Synchronizing IEEE 1149.1 Test Access Port for Chip Level Testability Access.

Published in: VLSI Design (1998)

Keyphrases

experimental evaluation
pairwise
computational cost
objective function
preprocessing
clustering method
detection method
high precision
learning algorithm
feature selection
evolutionary algorithm
support vector machine svm
test data