Login / Signup
A fault model for VHDL descriptions at the register transfer level.
Teresa Riesgo
Javier Uceda
Published in:
EURO-DAC (1996)
Keyphrases
</>
fault model
higher level
high level
state space
model based diagnosis