Login / Signup

Methodology for Power Mode selection in FD-SOI circuits with DVFS and Dynamic Body Biasing.

Yeter AkgulDiego PuschiniSuzanne LesecqEdith BeignéPascal BenoitLionel Torres
Published in: PATMOS (2013)
Keyphrases
  • power reduction
  • mode selection
  • power consumption
  • power saving
  • multiresolution
  • high speed
  • rate distortion
  • computer vision
  • motion estimation