Low voltage CMOS timing generator using array of digital delay lock loops.

S. Balaji K. S. Srinivasan

Published in: MWSCAS (2012)

Keyphrases

low voltage
random access memory
mixed signal
design considerations
power line
cmos technology
power management
low power
circuit design
power dissipation
analog to digital converter
low cost
image sensor
charge coupled device