Login / Signup
Formal verification methodology considerations for network on chips.
Balaji Venu
Ashwani Singh
Published in:
ICACCI (2012)
Keyphrases
</>
formal verification
model checking
network model
peer to peer
model checker
high speed
network structure
integrated circuit
automated verification
network traffic
neural network
complex networks
computer networks
bounded model checking