Efficient FPGA based architecture for high-order FIR filtering using simultaneous DSP and LUT reduced utilization.
Mountassar MaamounAdnane HassaniSamir DahmaniHocine Ait SaadiGhania ZerariNoureddine ChabiniRachid BeguenanePublished in: IET Circuits Devices Syst. (2021)