Login / Signup
Adnane Hassani
Publication Activity (10 Years)
Years Active: 2021-2021
Publications (10 Years): 1
Top Topics
Arithmetic Coding
Sigma Delta
Pairwise
Hardware Architectures
Top Venues
IET Circuits Devices Syst.
</>
Publications
</>
Mountassar Maamoun
,
Adnane Hassani
,
Samir Dahmani
,
Hocine Ait Saadi
,
Ghania Zerari
,
Noureddine Chabini
,
Rachid Beguenane
Efficient FPGA based architecture for high-order FIR filtering using simultaneous DSP and LUT reduced utilization.
IET Circuits Devices Syst.
15 (5) (2021)