Clock-Gating in FPGAs: A Novel and Comparative Evaluation.

Yan Zhang Jussi Roivainen Aarne Mämmelä

Published in: DSD (2006)

Keyphrases

comparative evaluation
power consumption
clock gating
power reduction
field programmable gate array
low power
low cost
information retrieval
hardware implementation
scoring methods
power saving