Login / Signup

PAElib 2.0: Power&Area Aware Modeling of CMOS Digital Circuits in VHDL.

Botond Sándor KireiCalin Adrian FarcasMarina Dana Topa
Published in: TSP (2020)
Keyphrases