Login / Signup
Binary MEMS Optically Reconfigurable Gate Array.
Hironobu Morita
Minoru Watanabe
Published in:
ACIS-ICIS (2010)
Keyphrases
</>
gate array
low power
low cost
logic circuits
general purpose
neural network
data sets
pattern recognition
multi objective
sensor networks
hardware implementation