Login / Signup
High-Speed Computation of CRC Codes for FPGAs.
Jakub Cabal
Lukás Kekely
Jan Korenek
Published in:
FPT (2018)
Keyphrases
</>
high speed
low power
error correction
field programmable gate array
databases
parallel computation
frame rate
information retrieval
website
case study
general purpose
computer systems
parallel computing
efficient computation