C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
Automatic Generation of Architecture-Level Models from RTL Designs for Processors and Accelerators.
Yu Zeng
Aarti Gupta
Sharad Malik
Published in:
DATE (2022)
Keyphrases
</>
processing units
neural network
real time
management system
computer systems
computing systems
model selection
parallel architecture
architectural models
processor array