Login / Signup

A 3X-oversampling hybrid clock and data recovery circuit with programmable bandwidth.

Jia-An JhengWei-Sung ChangTai-Cheng Lee
Published in: VLSI-DAT (2014)
Keyphrases