Login / Signup
Analysing and Modelling the On-Chip Traffic of Parallel Applications.
Thomas Canhao Xu
Jonne Pohjankukka
Ville Leppänen
Published in:
SEAA (2016)
Keyphrases
</>
high speed
low cost
parallel processing
shared memory
level parallelism
real time
network traffic
parallel implementation
high density
parallel computing
network on chip
cellular automata
telecommunication networks
single chip
multi core processors
multi processor