Using NMOS transistors as switches for accuracy and area-efficiency in large-scale addressable test array.
Weiwei PanJie RenYongjun ZhengZheng ShiXiaolang YanPublished in: ISQED (2011)
Keyphrases
- high accuracy
- success rate
- computational efficiency
- fold cross validation
- high scalability
- error rate
- computational demands
- real life
- computational cost
- prediction accuracy
- small scale
- computational complexity
- classification accuracy
- high precision
- random selection
- statistical significance
- highly efficient
- precision and recall
- database
- machine learning
- real world