Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures.
Aviral ShrivastavaIlya IsseninNikil D. DuttSanghyun ParkYunheung PaekPublished in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2009)