Login / Signup
An efficient bit-level systolic cell design for finite ring digital signal processing applications.
Graham A. Jullien
P. D. Bird
J. T. Carr
Majid Taheri
William C. Miller
Published in:
J. VLSI Signal Process. (1989)
Keyphrases
</>
digital signal processing
signal processing
low power
data flow
real time
pattern recognition
image processing
information technology
image analysis
data processing
neural network
case study
software engineering
computer vision and image processing