Login / Signup
Asymmetric Resilience: Exploiting Task-Level Idempotency for Transient Error Recovery in Accelerator-Based Systems.
Jingwen Leng
Alper Buyuktosunoglu
Ramon Bertran
Pradip Bose
Quan Chen
Minyi Guo
Vijay Janapa Reddi
Published in:
HPCA (2020)
Keyphrases
</>
error recovery
error detection
distributed systems
error correction
text understanding