Login / Signup
Performance Bounds of ADC-Based Receivers Due to Clock Jitter.
Kshitiz Tyagi
Behzad Razavi
Published in:
IEEE Trans. Circuits Syst. II Express Briefs (2023)
Keyphrases
</>
upper bound
lower bound
high speed
power consumption
upper and lower bounds
tight bounds
worst case
lower and upper bounds
packet loss
duty cycle
average case
error bounds
wireless communication
low cost
case study
web services
generalization bounds
image processing
neural network